Blog

This is Karishma from KTEK Resourcing Inc., and I am contacting you about an exciting job opportunity with one of our clients.
Please go through the job description and let me know if you have any query.-18329571806 OR 
[email protected] 

Job Title: (FPGA/CHIPS/ASIC) Failure Analysis Engineer
Location:  San Jose CA (Onsite)
Employee Type: Contract

Job description:
As a Failure Analysis Engineer, you will be part of the quality and reliability group, performing failure analysis of ASIC products. Should have a passion for problem solving and a strong technical background in semiconductor failure analysis techniques and root cause analysis. This role will require a high level of collaboration and interaction with Product Test Engineering, Design Engineering, Quality Engineering, Assembly Engineering and Foundry Engineering teams as necessary. Must be able to work well within a team and have excellent communication and organizational skills. Should have experience with a variety of semiconductor failure analysis test equipment and be able to interpret results and provide clear recommendations.
 Responsibilities:

• Conduct Root cause analysis of reliability tests or field failures and propose corrective actions.

·         Develop and implement standard processes for failure analysis.

• Coordinate all the logistics and instructions to direct the failure analysis process and carry out FA function in a systematic way.

·         Document and report failure analysis results to management.

• Function as a technical resource for failure analysis questions.

·         Develop and maintain relationships with vendors and suppliers.
 Requirements:

• Bachelor's in Electrical/Electronics Engineering or related required. Master's Preferred
• 5+ years of experience in the failure analysis field (preferably semiconductor).
• Semiconductor technology and process knowledge (Fab, Assembly, and Advanced Packaging).
• Experience of FA techniques like Cross sectioning, X-ray, CSAM, TDR, FIB, SEM, and TEM is required.
• Fundamental knowledge of fault isolation technique , ATE, Scan/ATPG debug preferred.
• Good understanding of transistor functions and basic electronics.
• Knowledge of JEDEC IC Qualification tests and requirements is beneficial.
• Innovative and Creative with troubleshooting techniques.
• Enjoy hands-on work and working in a lab environment.
• Good customer and vendor management skills.
• Ability to work well in cross-functional teams in a fast-paced, collaborative team environment.
• Ability to work independently, multi-task, and pay good attention to details.

Thanks & Regards
Karishma Chauraisa| Technical Recruiter
[email protected] 
India | Canada | United States
9494 Southwest Freeway, Suite#105, Houston, TX – 77074 | Houston, TX
Skype: [email protected]
Website Address: http://www.ktekresourcing.com/
Follow Us:https://www.linkedin.com/in/karishma-chaurasia-bb27b7204